



2/20






FIG. 1A

FIG. 1A is a block diagram of a receiver system 10'.

3/20



**FIG. 2**



**FIG. 3**

4/20




FIG. 4

FIG. 4 is a block diagram of a clock recovery system.

5/20




FIG. 5

6/20




FIG. 6

7/20




FIG. 7

8/20




FIG. 7A



330

330




FIG. 8

10/20




FIG. 9

11/20




FIG. 10

12/20

600




FIG. 10A

FIG. 10A is a block diagram of a circuit 600.

13/20




FIG. 10B

FIG. 10B is a block diagram of a digital logic circuit 700.

14/20




FIG. 10C

15/20




FIG. 11A

Patented Apr 23, 2008

16/20





FIG. 11B





**FIG. 11C**

1. The first part of the paper is devoted to the study of the properties of the function  $f(x)$  defined by the equation  $f(x) = \int_0^x f(t) dt$ . It is shown that  $f(x)$  is a continuous function and that it satisfies the functional equation  $f(x+y) = f(x) + f(y)$ .

18/20




FIG. 12

19/20

FIG. 13A





FIG. 13B



1. The first part of the report is a general statement of the purpose of the study.